|
| Optimized Design of Self-powered Synchronous Inversion and Charge Extraction Circuit |
| |
| View Full Text View/Add Comment Download reader |
| DOI：10.7643/issn.1672-9242.2022.11.009 |
| KeyWord:piezoelectric energy harvesting interface circuit self-powered peak detection synchronous inversion charge extraction |
| Author | Institution |
| QIU Hong-cheng |
Science and Technology on Electromechanical Dynamic Control Laboratory, Beijing Institute of Technology, Beijing , China |
| SUI Li |
Science and Technology on Electromechanical Dynamic Control Laboratory, Beijing Institute of Technology, Beijing , China |
| WANG Dong-ya |
Northwest Industries Group Co., Ltd., Xi'an , China |
|
| Hits: |
| Download times: |
| Abstract: |
| Aiming at the problems of low energy capture efficiency of existing interface circuits and complex structure of switch control modules, this paper presents a self-powered optimized synchronous inversion and charge extraction (hereinafter referred to as SP-OSICE) circuit,in which two passive peak detectors are employed to detect the extreme vibration displacement of the piezoelectric transducer. At the positive maximum, the voltage of the piezoelectric transducer is inversed. While at the negative maximum, the accumulated charge on the piezoelectric transducer is extracted, which can improve the energy capture efficiency of the interface circuit. The simulated and experimental results show that the output power of the SP-OSICE circuit is slightly lower than that of the SICE circuit when connected to the load with low impedance value, and higher than that of the SICE circuit as the load impedance increases. Compared to the FBR interface circuit, the output power of the SP-OSICE circuit is improved by six times. The SP-OSICE circuit optimizes the switching control strategy in the SICE circuit, excluding the rectifier bridge structure, and increases the energy capture ability of the interface circuit. Moreover, the overall circuit adopts a self-powered design and without requiring an external auxiliary circuit to control the transistor on and off, which reduces the complexity of the circuit structure. Both simulation and experimental results verify the advantages of the SP-OSICE circuit. |
| Close |
|
|
|